-
Memory Interface

This project is divided in three parts:
- Data & Address Bus Demultiplexing
- Design of the Memory Address Decoding Circuit
- SRAM Chips Interfacing
Each step includes the design, software, and the hardware portion of the project.
Est. January 10, 2023
